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Abstract—This paper proposes a technique for dynamic power
reduction of pipelined processors. It is based on eliminating
unnecessary transitions that are generated during the execution
of NOP instructions. The approach includes the elimination of
unnecessary changes in pipe register contents and the limita-
tion of boundary movement of transitions caused by inevitable
changes in pipe register contents due to insertion of a NOP
into a pipelined processor. To assess its efﬁciency, the proposed
technique is applied to MIPS, DLX, and PAYEH processors
considering a number of benchmarks. The experimental results
show that the techniques can lead to up to 10% reduction in the
dynamic power consumption at a cost of negligible (almost zero)
speed and (about 0.2%) area overheads.
Index Terms—Dataﬂow architectures, low-power design,
pipelined processors, stall.
I. INTRODUCTION
P
OWER dissipation limits have emerged as a major con-
straint in the design of microprocessors where the speed
has been traditionally the primary goal [1]. At the low end
of the performance spectrum, namely in the category of
handheld and portable devices or systems, power has always
been the more critical design constraint compared to speed
constraint [2]-[9].
In battery-powered applications, where the speed is less of
a concern, relatively simple RISC (Reduced Instruction Set
Computers) like pipelines are often used [10], [11]. Pipelined
processors frequently insert NOP (No Operation Performed)
instruction to the pipe to eliminate hazards and generate some
delays for the proper execution of the instructions [13]. There
are three types of hazards which are structural, data, and
control [13]. The structural hazard may occur when there
are not enough hardware resources for the execution of a
combination of instructions. While in processors with simple
architectures, this hazard is usually eliminated in the design
phase, it occurs in architectures that use more than one
functional unit for instruction level parallelism [13], [14].
A data hazard occurs when an instruction needs the result
of its prior instruction that is still in the pipeline and its
result is not ready. This occurs when there is not enough
latency between these two instructions which are considered
data dependent. A technique for preventing data hazard is to
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use a forwarding unit [13]. The forwarding unit detects the
dependencies and forwards the required data from the running
instruction to the dependent instructions. In some cases, it is
impossible to forward the result because it may not be ready.
In these situations, using a NOP instruction is inevitable [13],
[14]. The last type of hazard is control hazard that occurs
when a branch prediction is mistaken or in general, when the
system has no mechanism for the branch prediction. There
are two mechanisms for handling the control hazard. The ﬁrst
mechanism runs instructions after a branch and ﬂushes the pipe
after the misprediction. Generally, ﬂush mechanisms are not
cost effective. A better solution to handle the control hazard is
to ﬁll the pipe after the jump instruction with speciﬁc numbers
of NOPs. This mechanism is called delayed jump mechanism
and used widely in DSP processors [13], [14].
The NOP instruction does not contribute to any useful work.
Therefore, the power consumed for its execution is wasted.
Our study indicates that the percentage of dynamic power
consumed by NOP instructions in a pipelined processor is
considerable. There are many works that have targeted the
power optimization of pipelined processors (see, e.g., [17],
[26]). Among them, several solutions have been presented to
reduce the number of NOP instructions [13]. Even with em-
ploying these techniques, still a large number of stalls would
remain. Therefore, the power consumption of the processors
may be reduced further by reducing the execution of the NOP
instruction itself.
The aim of this paper is to reduce the dynamic power con-
sumption of a pipelined processor by eliminating the useless
transitions that are generated in the pipeline when a NOP
instruction passes through pipe stages1. This is performed by
modifying the architecture of RISC processors. The rest of the
paper is organized as follows. Section 2 outlines the design
of the baseline pipelined processor used in this work while
Section 3 motivates the need for a technique for reducing
he dynamic power consumption of a pipelined processor
when a stall happens. In Section 4, our proposed technique
for reducing the dynamic power consumed during a NOP
execution is presented. The microarchitectural changes to the
baseline pipelined processor for implementing the proposed
technique is presented in Section 5. The results are discussed
in Section 6 while the summary and conclusions are gven in
the last section.
1A Preliminary version of this work appeared in the Proc. of VLSI
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II. BASELINE PIPELINED PROCESSOR
Figure 1 shows the diagram of the microarchitecture of a
conventional pipelined processor based on a 5-stage 32-bit
Von Neumann MIPS I architecture [13]. While we restrict the
discussion to a MIPS like processor architecture, the proposed
approach may be applied to other types of architecture. The
ﬁve stages include: Instruction extraction (FETCH), Instruc-
tion decoding (DECODE), Instruction Execution (EXECUTE),
Memory access (MEMORY), and Update registers (WRITE
BACK). Only two instructions can access the memory. The
processor contains 32 registers. In the case of hazard, data
hazards are resolved with a bypass unit while branch hazards
are resolved by predicting the address results. Interruptions
and exceptions are taken care of by a system coprocessor.
Furthermore, this processor has 4-way instruction and 4-way
data caches. If a hit happens, the data is immediately sent to
the next stage while if a miss occurs, the processor should wait
for the data to become ready. In the ﬁrst stage, i.e., FETCH, the
next instruction is read from the memory and is loaded into the
FE/DE register at the end of this stage. In the second stage,
i.e., DECODE, the instruction is decoded where the values
of the registers which are needed for running this instruction
are read from the register ﬁle. In addition, if an immediate
value is used in an instruction, the immediate value is properly
sign extended or zero ﬁlled. It is in this stage that the
controlling signals for running the instruction are generated.
These controlling signals include the signals for writing to
memory and register ﬁle as well as the multiplexer selects and
the ALU operation type. In the third stage, i.e., EXECUTE,
the desired operation is performed on the extracted data in
the previous stage. For the branch instruction, the result is
computed and based on the computed results, the next value
of PC (program counter) is determined. In the forth stage, i.e.,
MEMORY, depending on the instruction, the desired value is
written into a memory location or the content of a memory
location is read. In the last stage, i.e., WRITE BACK, based on
the instruction, the computed value is written into the register
ﬁle.
In some situations, due to the dependency between the
two successive instructions, the data needed for the second
instruction should be produced by the ﬁrst instruction. In these
cases, when the second instruction is in the decode stage, the
loaded data from the register ﬁle are not valid. However, it is
possible that when the second instruction actually needs the
data in the later stages of the pipeline, the ﬁrst instruction has
produced the data. Therefore, a forwarding unit is added to the
pipeline. If a data ﬁeld is not valid, the forwarding unit tries
to forward the valid data from the subsequent stages. In some
situations, the ﬁrst instruction cannot produce the needed data
of the second instruction even when this instruction needs the
data. In these cases, the second instruction should run with at
least a clock cycle delay. Therefore, in the DECODE stage,
these cases are determined and a stall is inserted between
the two instructions. When a stall is inserted into the pipe,
the FETCH stage stops running (PC is not loaded with a
new value) and the content of the controlling signals in the
DECODE stage are deactivated for a NOP to be inserted
into the pipeline. The controlling signals can be divided into
two parts which are critical and non-critical. The examples
of the critical control signals which should be deactivated for
the correct operation of NOP include writing to the memory
or register ﬁles. The non-critical control signals are those
signals that do not effect the correct execution of the NOP
instruction, and hence, behave as ”do not care” signals. For
the NOP insertion, only the critical control signals ought to
be deactivated.
III. MOTIVATION FOR OUR APPROACH
After the DECODE stage, the generated control signals are
used to control the ﬂow of data. In this stage, if the control unit
determines that the current instruction depends on the former
instructions and the forwarding cannot resolve the dependency,
the control unit inserts a NOP instruction by deactivating the
critical control signals of the current instruction including
control signals for writing to memory and register ﬁle. The
NOP instructions are inserted into the pipeline to eliminate
hazards. These inserted NOP instructions contribute to the
overall dynamic power of a pipelined processor by generating
a number of unnecessary transitions. This is explained by an
example in our baseline pipelined processor.
Fig. 2. A simple MIPS program.
A simple program is shown in Figure 2. The ﬁrst instruction
is a LOAD instruction that reads a data from memory and
the second instruction is an ADD instruction that uses the
loaded data. Because of the dependency between these two
instructions, after the LOAD instruction, a NOP instruction
should be inserted into the pipeline. During the execution of
the simple program of Figure 2, when the LOAD instruction
is in the DECODE stage, the control signals and the required
data corresponding to this instruction are generated/extracted.
On the rising edge of the clock, the generated/extracted
control/data are latched into the DE/EX pipeline register. In
the next clock cycle, the ADD instruction is in the DECODE
stage and the control unit determines that a NOP instruction
should be inserted into the pipeline. Therefore, the critical
control signals of the ADD instruction are deactivated and
these deactivated critical control signals along with the other
control signals and the required data of the ADD instruction
(current instruction in the DECODE stage) are latched on
the rising edge of the clock. Generally, the data parts of the
current (i.e., ADD) and previous instruction (i.e., LOAD) are
different. It means that data part of NOP is different from the
former instruction (i.e., LOAD). Therefore, passing the NOP
instruction in the pipe generates a number of transitions. In
the third clock cycle, the ADD instruction should be passed to
the pipeline. In this time, the control signals corresponding to
ADD are generated and latched along with its required data.
Since the data and non-critical control signals of NOP and
ADD instructions are not the same, the number of transitionsINTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 11
Fig. 1. Dataﬂow diagram of MIPS pipelined architecture [13].
induced during the passage of the ADD instruction in the
pipeline stages is not negligible. This imposes some dynamic
power consumption. The objective of this paper is to minimize
these transitions.
IV. THE PROPOSED TECHNIQUES
As discussed, the data part of an inserted NOP instruction is
not the same as that of its preceding or subsequent instruction
generating a number of transitions. In addition, passing the
pending instruction after NOP produces more transitions.
These transitions lead to wasting the power consumption
which should be minimized. For the NOP instruction to
generate as few transitions as possible, its data part should be
the same as that of its preceding or subsequent instruction.
Because of the unavailability of some of the data of the
instruction passing the pipe after NOP, the data part of the
instruction preceding NOP should be used as the data part
of the NOP instruction. This way, as a NOP instruction
passes through a pipe, relative to the previous cycle, the same
operations are performed on the same data in all stages of the
pipeline minimizing the number of transitions. In addition,
the non-critical part of the control signals may be the same as
those of the preceding instruction. The proposed idea may
be implemented in the DECODE stage by modifying the
architecture of the baseline processor as will be explained in
Section 5.
The technique decreases the number of unnecessary tran-
sitions generated when a NOP is inserted into the pipe.
When the data part of the instruction before NOP is valid
in the DECODE stage, the proposed technique guarantees no
useless transitions is generated as a NOP instruction passes
through the pipe. However, if parts of the data of the previous
instruction are not valid in the DECODE stage, for the correct
execution of this instruction, valid data will be prepared by
the forwarding unit. To minimize the number of transitions
generated during the execution of NOP in this case, the same
data should be prepared for the NOP instruction. If the valid
data of the instruction preceding NOP are still in some pipe
registers when the NOP instruction needs them, the forwarding
unit prepares the data for the NOP as well. In these cases,
a few transitions are generated during the execution of the
NOP instruction. On the other hand, if the valid data are not
available in any pipe registers when the NOP instruction needs
them (because the processing of the instruction that generates
those data has been ﬁnished and has gone out of the pipe),
different data are loaded into some operators generating a
number of useless transitions which may propagate to the last
stage of the pipeline. Here, we propose a technique to prevent
the propagation of these transitions to all the pipeline stages.
For this purpose, the outputs of the NOP instruction should
be the same as its preceding instruction in all the pipe stages
to minimize useless transitions. Implementing this technique,
the value which is loaded in each pipe register for NOP is
the same as that of the previous instruction except for the
critical control signals. Therefore, only the critical control
signals of pipe registers should be loaded during the execution
of NOP instructions. Using this approach, if the data of a
NOP instruction are not valid (i.e., the NOP data differ from
those of the instruction preceding it) and the valid data are not
available in the pipe registers (forwarding unit cannot provide
the valid data for the NOP), the change of data which leads
to some transitions is inevitable. However, these transitions
are propagated until they reach a pipe register where their
propagation is stopped because writing into pipe registers hasINTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 12
Fig. 3. Modiﬁed MIPS architecture based on the proposed tecniques.
been stopped. Therefore, transitions cannot propagate through
the entire pipeline limits the propagation boundary.
V. MODIFICATION OF BASELINE ARCHITECTURE
The techniques proposed in the previous section included
the case where the data of the preceding instruction of NOP
is known and the case where the data of the preceding
instruction is not known. To implement the technique based
on the ﬁrst case, it is sufﬁcient to add a load enable control
signal to the data and non-critical control parts of DE/EX
pipe register. This way, only the critical control signals (such
as write to memory and register ﬁle signals) that should be
loaded in each clock cycle are not controlled by the added
load enable signal. When a NOP is decided to be inserted
into the pipe, the controller should deactivate the load enable
signal. For the second case, a load enable control signal is
added to each pipe register after the DECODE stage. This
control signal is only applied to data and non-critical control
parts of the pipe registers. By deactivating the load enable
of a pipe register when NOP results are written into it, only
the critical control signals of that pipe register are changed
and its other parts remain unchanged. The same as other
control signals, these load enable signals are generated by the
controller in the DECODE stage and are propagated through
the pipe registers like other control signals to the desired
destination (i.e., speciﬁc pipe register). Figure 3 illustrates the
mechanism of propagating the load enable control signals in
the pipe registers. In the DECODE stage, if the controller
detects that the current inststruction is dependent on the former
instructions and hence a NOP should be inserted into the pipe,
the load enable control signals of all upcoming stage registers
(i.e., ID/EX, EX/MEM, MEM/WB) are activated. The load
enable of ID/EX pipe register is directly fed into it while the
load enables of EX/MEM, MEM/WB pipe registers (i.e., LN1
and LN2 respectively) are propagated through pipe registers
to reach and fed into the desired pipe register. On the other
hand, if the controller does not it necessary to insert a NOP
into the pipe, all load enable control signals are deactivated in
the DECODE stage.
VI. RESULTS AND DISCUSSION
In this section, we discuss the power reduction, area over-
head, and timing penalty of our proposed power reduction
technique. The techniques have been implemented in three
general processors: MIPS [13], DLX [13], and PAYEH [14].
MIPS is a 5 stage pipelined processor whose architecture is
RISC with ﬁxed-width of 32-bit instructions. The details of
this processor can be found in reference [13]. DLX is a text
book example of a RISC processor with a 5 stage pipeline
using forwarding to avoid data hazards. The DLX processor
uses a load-store architecture. All DLX instructions are 32-bit
long. It has 32 32-bit registers [13]. PAYEH is a pipelined
version of SAYEH [27] with a similar instruction set and
has ﬁve pipe stages. SAYEH is a multi-cycle RISC processorINTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 13
TABLE I
CHARACTERISTICS OF ORIGINAL AND MODIFIED MIPS, DLX, AND PAYEH PIPELINED PROCESSORS
Area Characteristic Frequency Characteristic
Processor Original
Area (µm2)
Modiﬁed
Area (µm2)
Overhead
(%)
Original
Frequency
(MHz)
Modiﬁed
Frequency
(MHz)
Overhead
(%)
MIPS 199737.92 200215.89 0.24 50.76 50.76 ≈0
DLX 106396.99 106577.86 0.17 80 80 ≈0
PAYEH 919530.45 921185.60 0.18 129.33 129.33 ≈0
TABLE II
POWER CONSUMPTIONS OF ORIGINAL AND MODIFIED MIPS
PROCESSORS FOR DIFFERENT BENCHMARKS AND INPUTS
Benchmark input ORG(mW) MOD(mW) IMP(%)
n=10 502.47 453.43 0.0976
n=20 504.98 455.95 0.0971
Factorial n=30 506.56 457.47 0.0969
n=40 506.7 458.77 0.0946
n=50 508.07 460.72 0.0932
n=10 465.61 427.85 0.0811
n=20 471.79 431.97 0.0844
Fibonacci n=30 482.33 443.79 0.0799
n=40 490.77 446.85 0.0895
n=50 503.1 459.18 0.0873
n=10 503.79 471.75 0.0636
n=20 505.3 473.87 0.0622
Power n=30 505.79 473.98 0.0629
n=40 507.11 472.73 0.0678
n=50 506.26 475.78 0.0602
n=10 515.43 483.58 0.0618
n=20 520.23 488.65 0.0607
Vector Addition n=30 519.24 483.46 0.0689
n=40 521.77 490.72 0.0595
n=50 523.63 491.11 0.0621
TABLE III
POWER CONSUMPTIONS OF ORIGINAL AND MODIFIED DLX
PROCESSORS FOR DIFFERENT BENCHMARKS AND INPUTS
Benchmark input ORG(mW) MOD(mW) IMP(%)
n=10 600.45 564.00 0.0607
n=20 603.45 567.24 0.06
Factorial n=30 605.34 569.75 0.0588
n=40 605.51 564.82 0.0672
n=50 607.14 568.71 0.0633
n=10 561.06 523.75 0.0665
n=20 568.507 529.9622 0.0678
Fibonacci n=30 581.2077 546.8583 0.0591
n=40 591.3779 552.9383 0.065
n=50 606.2355 569.8007 0.0601
n=10 604.548 571.2979 0.055
n=20 606.36 574.1623 0.0531
Power n=30 606.948 574.2335 0.0539
n=40 608.532 572.6895 0.0589
n=50 607.512 575.0709 0.0534
n=10 628.8246 598.8297 0.0477
n=20 634.6806 603.2639 0.0495
Vector Addition n=30 633.4728 604.9032 0.0451
n=40 636.5594 604.0312 0.0511
n=50 638.8286 606.1206 0.0512
TABLE IV
POWER CONSUMPTIONS OF ORIGINAL AND MODIFIED PAYEH
PROCESSORS FOR DIFFERENT BENCHMARKS AND INPUTS
Benchmark input ORG(mW) MOD(mW) IMP(%)
n=10 1065.236 972.4543 0.0871
n=20 1070.558 975.278 0.089
Factorial n=30 1073.907 978.2221 0.0891
n=40 1074.204 988.1603 0.0801
n=50 1077.108 981.5689 0.0887
n=10 963.8127 885.4547 0.0813
n=20 976.6053 897.4026 0.0811
Fibonacci n=30 998.4231 908.9644 0.0896
n=40 1015.894 936.5526 0.0781
n=50 1041.417 953.7297 0.0842
n=10 1027.732 949.5212 0.0761
n=20 1030.812 956.3874 0.0722
Power n=30 1031.812 951.6398 0.0777
n=40 1034.504 958.158 0.0738
n=50 1032.77 956.0356 0.0743
n=10 1082.403 1004.47 0.072
n=20 1092.483 1007.816 0.0775
Vector Addition n=30 1090.404 1011.677 0.0722
n=40 1095.717 1018.688 0.0703
n=50 1099.623 1017.261 0.0749
with 16-bit data and 16-bit address buses. PAYEH architecture
uses a forwarding unit. This forwarding unit can resolve all
dependencies by forwarding the required data from the next
pipe stages to the previous ones.
The original and modiﬁed processors were synthesized by
Synopsys D.C. using 130nm TSMC library. Table I shows the
reported area and frequency of these processors. As expected,
the proposed method does not have any adverse effect on
the frequency of the processors. This is due to the fact that
the method does not affect the critical paths. Table I also
reveals that the hardware overhead of the proposed technique
is negligible (< 0.3%).
Four benchmark programs were used to measure the effec-
tiveness of the proposed dynamic power reduction technique.
The Factorial benchmark reads a number and calculates its
factorial while Fibonacci benchmark reads a number and
computes Fibonacci series up to the requested element. Power
benchmark reads two numbers, a and b, and calculates a to
power b (i.e., ab) and Vector Addition benchmark reads two
vectors and calculates their addition element by element. These
benchmark programs were applied to the original and modiﬁed
synthesized processors. Every benchmark program was run
ﬁve times, each time with a different input size. The input size
determines the run-time complexity of the program. Input n =
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As Table II indicates, for the MIPS processor, a maximum
dynamic power reduction of 9.76% was achieved. The average
power reduction of the proposed approach was about 7.66%
for this processor. The table shows that as the complexity of
a program increases, the dynamic power that is consumed by
the processors also increases. Almost the same results were
achieved for DLX and PAYEH processors. For the DLX pro-
cessor, as Table III indicates, a maximum and average power
reduction of 6.22% and 5.69%, respectively, were achieved.
For the PAYEH processor, 8.86%, and 8.04%, respectively,
were the percentages of the maximum and average power
savings.
VII. CONCLUSION
In this work, we proposed a method for minimizing unnec-
essary transitions that are generated when a NOP instruction is
inserted into the pipe of a pipelined processor. The proposed
approach consisted of two techniques. The ﬁrst one focused on
eliminating unnecessary changes in the pipe register contents
while the second one restricted the propagation boundary of
transitions caused by inevitable changes in the pipe register
contents due to insertion of a NOP instruction. To determine
the efﬁcacy of the proposed technique, we applied some
benchmarks to MIPS, DLX and PAYEH pipelined processors.
While the hardware overhead and timing penalty of the pro-
posed approach was negligible, the dynamic power reductions
of up to 10% were achieved.
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